Cadence Allegro生成丝印层时,版面的封装型号信息如何隐藏?
生成丝印时,发现元器件周围除了丝印的元件编号,还有表示封装型号的文本。最初以为封装信号的文本是属于丝印层的,后来发现关闭丝印层后,这些文本依然存在。请问如何关闭这些文本的...
生成丝印时,发现元器件周围除了丝印的元件编号,还有表示封装型号的文本。最初以为封装信号的文本是属于丝印层的,后来发现关闭丝印层后,这些文本依然存在。
请问如何关闭这些文本的显示?太碍眼了。制板后,它们会出现在实际板面上吗? 展开
请问如何关闭这些文本的显示?太碍眼了。制板后,它们会出现在实际板面上吗? 展开
1个回答
展开全部
封装型号不会出现在实际版面
先把所有的颜色都关了,再设置要显示的如下:
(a)TOP:
BOARD GEOMETRY/OUTLINE
VIA CLASS/TOP
PIN/TOP
ETCH/TOP
(b) GND:
BOARD GEOMETRY/OUTLINE
VIA CLASS/GND
PIN/GND
ETCH/GND
(c) INTERNAL1:
BOARD GEOMETRY/OUTLINE
VIA CLASS/INTERNAL1
PIN/INTERNAL1
ETCH/INTERNAL1
(d) INTERNAL2:
BOARD GEOMETRY/OUTLINE
VIA CLASS/INTERNAL2
PIN/INTERNAL2
ETCH/INTERNAL2
(e)VCC:
BOARD GEOMETRY/OUTLINE
VIA CLASS/VCC
PIN/VCC
ETCH/VCC
(f)BOTTOM:
BOARD GEOMETRY/OUTLINE
VIA CLASS/BOTTOM PACKAGE
PIN/BOTTOM BOARD
ETCH/BOTTOM BOARD
(g) SILKSCREEN_TOP:
REF DES/SILKSCREEN_TOP
PACKAGE GEOMETRY/SILKSCREEN_TOP
BOARD GEOMETRY/SILKSCREEN_TOP
BOARD GEOMETRY/OUTLINE
(h) SILKSCREEN_BOTTOM:
REF DES/SILKSCREEN_BOTTOM
GEOMETRY/SILKSCREEN_BOTTOM
GEOMETRY/SILKSCREEN_BOTTOM
GEOMETRY/OUTLINE
(i)SOLDERMASK_TOP:
VIA CLASS/SOLDERMASK_TOP
PIN/ SOLDERMASK_TOP
PACKAGE GEOMETRY/ SOLDERMASK_TOP
BOARD GEOMETRY/ SOLDERMASK_TOP
BOARD GEOMETRY/OUTLINE
(j)SOLDERMASK_BOTTOM:
VIA CLASS/SOLDERMASK_BOTTOM
PIN/SOLDERMASK_BOTTOM
PACKAGE GEOMETRY/OLDERMASK_BOTTOM
BOARD GEOMETRY/SOLDERMASK_BOTTOM
先把所有的颜色都关了,再设置要显示的如下:
(a)TOP:
BOARD GEOMETRY/OUTLINE
VIA CLASS/TOP
PIN/TOP
ETCH/TOP
(b) GND:
BOARD GEOMETRY/OUTLINE
VIA CLASS/GND
PIN/GND
ETCH/GND
(c) INTERNAL1:
BOARD GEOMETRY/OUTLINE
VIA CLASS/INTERNAL1
PIN/INTERNAL1
ETCH/INTERNAL1
(d) INTERNAL2:
BOARD GEOMETRY/OUTLINE
VIA CLASS/INTERNAL2
PIN/INTERNAL2
ETCH/INTERNAL2
(e)VCC:
BOARD GEOMETRY/OUTLINE
VIA CLASS/VCC
PIN/VCC
ETCH/VCC
(f)BOTTOM:
BOARD GEOMETRY/OUTLINE
VIA CLASS/BOTTOM PACKAGE
PIN/BOTTOM BOARD
ETCH/BOTTOM BOARD
(g) SILKSCREEN_TOP:
REF DES/SILKSCREEN_TOP
PACKAGE GEOMETRY/SILKSCREEN_TOP
BOARD GEOMETRY/SILKSCREEN_TOP
BOARD GEOMETRY/OUTLINE
(h) SILKSCREEN_BOTTOM:
REF DES/SILKSCREEN_BOTTOM
GEOMETRY/SILKSCREEN_BOTTOM
GEOMETRY/SILKSCREEN_BOTTOM
GEOMETRY/OUTLINE
(i)SOLDERMASK_TOP:
VIA CLASS/SOLDERMASK_TOP
PIN/ SOLDERMASK_TOP
PACKAGE GEOMETRY/ SOLDERMASK_TOP
BOARD GEOMETRY/ SOLDERMASK_TOP
BOARD GEOMETRY/OUTLINE
(j)SOLDERMASK_BOTTOM:
VIA CLASS/SOLDERMASK_BOTTOM
PIN/SOLDERMASK_BOTTOM
PACKAGE GEOMETRY/OLDERMASK_BOTTOM
BOARD GEOMETRY/SOLDERMASK_BOTTOM
推荐律师服务:
若未解决您的问题,请您详细描述您的问题,通过百度律临进行免费专业咨询