各位英文翻译高手,请帮忙啊

应用可编程逻辑器件实现数字系统设计,是目前设计数字系统的潮流。这种设计方法以数字系统设计软件为工具,将传统数字系统设计中的搭建调试用软件仿真取代,对计算机上建立的系统模型... 应用可编程逻辑器件实现数字系统设计,是目前设计数字系统的潮流。这种设计方法以数字系统设计软件为工具,将传统数字系统设计中的搭建调试用软件仿真取代,对计算机上建立的系统模型,用测试码或测试序列测试验证后,将系统实现在PLD芯片或专用集成电路上,这样最大程度地缩短了设计和开发时间,降低了成本,提高了系统的可靠性。
本文介绍了一种以复杂可编程逻辑芯片为设计载体,以硬件描述语言VHDL为设计输入,采用模块化单元构建系统,进行数字频率计设计与开发的新方法。文章首先介绍了FPGA/CPLD器件的基本结构和其优点。其次对VHDL语言和MAX+PlusII软件作了描述。再者,对数字频率计的设计原理、方案和构成数字频率计的各个模块的功能和作用作了详细的阐述。最后,文章详细论述了对各个模块用VHDL语言编程、编译、调试、仿真并下载到CPLD器件上实现整个系统功能的过程。
关键词:
关键词:CPLD;VHDL;MAX+plusII;VHDL;CPLD;数字频率计
展开
 我来答
毓贞cD
2006-06-06 · TA获得超过7261个赞
知道小有建树答主
回答量:317
采纳率:0%
帮助的人:171万
展开全部
是不是写论文啊,放伍档心没腔好乱人会袜迟看的,这个翻译得还能看

The applied programmable logic machine piece carries out the numerical system design, designing the current of the numerical system currently.This kind of design method with the numerical system designs the software for tool, imitate traditional numerical system design in of build adjust try out the software really to replace to computing the system model of the on board establishment, use to test the code or test the sequence test verification after, carry out system on the chip of PLD or the appropriation integrated circuits, the thus biggest degree ground shortenned design and developped time, lowering the cost, raising dependable sex of the system.
This text introduced a kind of take complicated and programmable logic chip as the design to carry the body, with the hardware describes the language VHDL to input for the design, the adoption mold piece turns the unit to set up the system, carrying on the numerical frequency to account the design and development new method.The article introduced basic structure and its advantages of the FPGA/ CPLD machine piece first.The next in order to language of VHDL and MAX+ the software of PlusII made the description.Furthermore, the design principle, project that the logarithms word frequency account and constituted the function and functions of the each mold piece that numerical frequency account to make to elaborate detailedly.End, the article is detailed to discussed to use the VHDL language plait distance and edit and translate, adjust to try, imitate to the each mold piece true and download the CPLD machine piece carry out the whole process of system function up.
Keyword:
Keyword:CPLD;VHDL;MAX+ plusII;VHDL;CPLD;The numerical frequency account
百度网友273e3f2
2006-06-06 · TA获得超过135个赞
知道答主
回答量:106
采纳率:0%
帮助的人:73.1万
展开全部
什么啊?不懂哦!我的英语水平还没到这地步,不会回答!
已赞过 已踩过<
你对这个回答的评价是?
评论 收起
推荐律师服务: 若未解决您的问题,请您详细描述您的问题,通过百度律临进行免费专业咨询

为你推荐:

下载百度知道APP,抢鲜体验
使用百度知道APP,立即抢鲜体验。你的手机镜头里或许有别人想知道的答案。
扫描二维码下载
×

类别

我们会通过消息、邮箱等方式尽快将举报结果通知您。

说明

0/200

提交
取消

辅 助

模 式